News
|
Events
|
Notice Board
|
Alumni
|
Approval/Accreditation
AICTE MAKAUT NBA NAAC NIRF(Engineering)
|
IQAC
About IQAC Composition Meetings Reports NAAC SSR NAAC AQAR 2020-21 NAAC AQAR 2021-22 NAAC AQAR 2022-23
|
Feedback
|
Gallery
Image Videos
|
Disclosure
|
Collaboration
Foreign Collaboration Corporate Collaboration
|
Downloads
AICTE Approvals Other Downloads
|
Sign Up

CALL US
(0343)-2501353,2504106
Mob: +91-6297128554 | Email: info@bcrec.ac.in

Highlights

Registration for Alumni Association | Students are hereby advised to deposit their semester fee within 31st July, 2025 | PROVISIONAL ROUTINE FOR 1ST SEMESTER SUPPLEMENTARY THEORY EXAMINATIONS (UG &PG) 2024-25 | Enhancement of Hostel Mess Charge from July, 2025 | Notification regarding Examination Form Fill-up for Regular Students (2nd Semester) for Even Semester Examinations 2024–25

Dr. Suchandra Banerjee

Assistant Professor

About

Email	suchandra.banerjee@bcrec.ac.in
Date of birth
Date of joining	2025-02-05
Department	Computer Science and Engineering (Data Science)
Address	Kali Bari East Gate, Vill. & P.O - Gopinathpur, Durgapur-713211
Vidwan ID
About Me
Specialization / Research Interest	Algorithms, Boolean Satisfiability, Machine Learning

Qualifications

Educational Qualifications

B.Tech
Dr. B. C. Roy Engg. College, Durgapur - 2005
M.Tech
NIT, Durgapur - 2010
PhD
NIT , Durgapur - 2022

Teaching and R & D experience

Teaching	Research	Industry
7 years 10 months	6 years

NSHM Knowledge Campus, Durgapur -July 2022-Jan 2024,

Bengal College of Engineering and Technology, Durgapur, Jan 2024 - Feb 4th 2025

Dr. B. C. Roy Engineering College, Durgapur 5th Feb 2025 onwards

Algorithms, Boolean Satisfiability, Machine Learning

Activities

Publications

Journal

Date	Title	Journal	DOI	Link
04-02-2022	Power aware floorplanning in multiple supply voltage domain	International Journal of Circuit Theory and Applications, Wiley Publisher	DOI	View
26-09-2020	Thermal-Driven Floorplanning for Fixed Outline Layouts	Journal of Circuits, Systems and Computers	DOI	View

Conference

Date	Title	Conference	DOI	Link
17-07-2017	Satisfiability modulo theory based methodology for floorplanning in VLSI circuits	2016 Sixth International Symposium on Embedded Computing and System Design (ISED)	DOI	View
01-03-2019	Minimizing Vias and Wirelength in 3-D IC Floorplanning	2019 2nd International Conference on Innovations in Electronics, Signal Processing and Communication (IESC)	DOI	View

Participations

Organization of events (Dr. B. C. Roy Engineering College)

SL. No.	Description
1	REGARDING PROJECT IDEAS AND POSSIBLE SUBMISSION/GUIDANCE OF PROJECTS IN RKVY-RAFTAAR IN ASSOCIATION WITH CENTRE FOR INNOVATION & AGREPRENEURSHIP, MANAGE , HYDERABAD

Thesis Supervised

Patent

Patents

×

Enter Name

Enter Email

×

Enter OTP

× -

z