|
chandan.bandyopadhyay@bcrec.ac.in |
|
|
1987-05-05 |
|
|
2022-07-01 |
|
|
Computer Science and Engineering (Data Science) |
|
|
Quantum Computing Design Analysis of Algorithms for Logic Syntheis Optical Circuit Design |
| Teaching | Research | Industry |
|---|---|---|
| More than 10 Years in Teaching Profession | 6 Years Experience in Full Time Research |
Type of Job/Category: Teaching in Full Time
Position Held: Asst. Professor
Duration: 16 Months
Institution & Department: BCET Durgapur, Dept of CSE(NBA accredited)
Type of Job/Category: Teaching in Full Time
Position Held: Senior Asst. Professor (Grade-I)
Duration: 16Months
Institution & Department: Vellore Institute of Technology(VIT), AP
Type of Job/Category: Teaching inFull Time
Position Held: HoD in CSE(Data Science) &Associate Professor
Duration: Presently serving since 01/07/2022
Institution & Department: Dr. B C. Roy Engg. College, Durgapur
Type of Job/Category: Research in Full Time
Position Held: Junior Research Fellow
Duration: 12 Months
Institution & Department: IIEST, Shibpur, Information Technology
Type of Job/Category: Research inFull Time
Position Held: Council of Scientific & Industrial Research(CSIR)-GoI, New Delhi, Senior Research Fellow
Duration: 48 Months
Institution & Department: IIEST, Shibpur, Dept of Information Technology
Type of Job/Category: Research in Full Time
Position Held: Post-doctoral Researcher
Duration: 12 Months
Institution & Department: University of Bremen, Germany,Dept of CSE
1. Computer Network
2. Compiler Design
3. Database Management System
4. Cryptography
5. Research Methodology (PhD course work paper)
6. Theory of Computation
Quantum Computing
Design Analysis of Algorithms for Logic Syntheis
Optical Circuit Design
1. Received Post Doctoral offer from University of Bremen, Germany in 2019
2. Recipient of Senior Research Fellow award from Council of Science and Industrial Research, Govt. of India, New Delhi in year 2014
3. Awarded with Doctoral Merit Scholarship by Technical Education Quality Improvement Program, World Bank in the year of 2013
4. Obtained Gate Scholarship by Ministry of Human Resource Dept., Govt. of India, New Delhi
5. Has cracked all India entrance Examination “GATE” in Computer Science by scoring above 95 percentile in 2011.
6. Have featured in best 16 research articles surveyed by IIT-Delhi and ACM India council jointly, in 2015-16
7. Recipient of silver medal for being selected as a Topper of the Department while pursuing Bachelor of Technology
8. District topper and State Level participant in Student Science Seminar in the year of 2000, 2001
9. Received best paper award in IEEE TechSym -2017 held at IIT-KGP
10. Has received best presenter award in Indian Institute of Engineering Science & Technology, Shibpurresearch colloquium 2016.
| Date | Title | Journal | DOI | Link |
|---|---|---|---|---|
| 13-08-2025 | Arithmetic Harris Hawks-Based Effective Battery Charging from Variable Sources and Energy Recovery Through Regenerative Braking in Electric Vehicles, Implying Fractional Order PID Controller | Fractal and Fractional | DOI | View |
| 18-03-2025 | Adaptation of fractional-order PI controller for a variable input interleaved DC–DC boost converter using particle swarm optimization with parametric variation | IFAC Journal of Systems and Control | DOI | View |
| 01-12-2024 | Performance Evaluation of a Multi-input Interleaved Boost Converter with a Tuned Proportional-integral Controller | Chinese Journal of Electrical Engineering | DOI | View |
| 08-02-2022 | A Novel Heuristic Method for Linear Nearest Neighbour Realization of Reversible Circuits | IETE Journal of Research | DOI | View |
| 08-02-2022 | A Novel Heuristic Method for Linear Nearest Neighbour Realization of Reversible Circuits | IETE Journal of Research | DOI | View |
| 31-12-2021 | An improved synthesis technique for optical circuits using MIG and XMG | Microelectronics Journal | DOI | View |
| 11-09-2020 | An improved heuristic technique for nearest neighbor realization of quantum circuits in 2D architecture | Integration | DOI | View |
| 11-09-2020 | An improved heuristic technique for nearest neighbor realization of quantum circuits in 2D architecture | Integration | DOI | View |
| 27-07-2020 | Improving the Designs of Nearest Neighbour Quantum Circuits for 1D and 2D Architectures | IETE Journal of Research | DOI | View |
| 26-07-2020 | An Approach for Detection and Localization of Missing Gate Faults in Reversible Circuit | IETE Journal of Research | DOI | View |
| 25-07-2020 | Linear Nearest Neighbor Realization of Quantum Circuits Using Clustering and Look-ahead Policy | Journal of Circuits Systems and Computers | DOI | View |
| 24-07-2020 | An Online Testing Scheme for Detection of Gate Faults in ESOP-Based Reversible Circuit | Journal of the Institution of Engineers (India) Series B | DOI | View |
| 23-07-2020 | Test Generation from Boolean Generator for Detection of Missing Gate Faults (MGF) in Reversible Circuit Using Boolean Difference Method | IETE Journal of Research | DOI | View |
| 22-07-2020 | A template-based technique for efficient Clifford+T-based quantum circuit implementation | Microelectronics Journal | DOI | View |
| 21-07-2020 | Improved Designs for All-Optical Adder Circuit Using Mach–Zehnder Interferometers (MZI) Based Optical Components | Journal of the Institution of Engineers (India) Series B | DOI | View |
| 20-07-2020 | Improved circuit synthesis approach for exclusive-sum-of-product-based reversible circuits | IET Computers & Digital Techniques | DOI | View |
| 19-07-2020 | Design and synthesis of improved reversible circuits using AIG- and MIG-based graph data structures | IET Computers & Digital Techniques | DOI | View |
| 18-07-2020 | Synthesis of circuits based on all-optical Mach-Zehnder Interferometers using Binary Decision Diagrams | Microelectronics Journal | DOI | View |
| 17-07-2020 | Improved Cube List Based Cube Pairing Approach for Synthesis of ESOP Based Reversible Logic | Transactions on Computational Science XXIV | DOI | View |
| 01-01-2018 | Synthesis of circuits based on all-optical Mach-Zehnder Interferometers using Binary Decision Diagrams | Microelectronics Journal, Elsevier | DOI | View |
| Date | Title | Conference | DOI | Link |
|---|---|---|---|---|
| 08-02-2024 | Evolution of 6G- an In-depth Survey on History of Spectrum Allocation | IEEE International Conference on Integrated Intelligence and Communication Systems (ICIICS) | DOI | View |
| 02-04-2024 | A Dynamic Programming Based Graph Traversal Approach for Efficient Implementation of Nearest Neighbor Architecture in 2D | 23rd International Conference on Embedded Systems (VLSID) | DOI | View |
| 01-05-2014 | ESOP-Based Synthesis of Reversible Circuit Using Improved Cube List | IEEE 4th International Symposium on Electronic System Design (ISED) | DOI | View |
| 01-05-2014 | Synthesis of ESOP-based reversible logic using negative polarity reed-muller form | IEEE Student Technology Symposium (Tech Sym)-2014 | DOI | View |
| 19-06-2014 | A transformation based heuristic synthesis approach for reversible circuits | 2014 International Conference on Advances in Electrical Engineering (ICAEE) | DOI | View |
| 30-06-2014 | A Cube Pairing Approach for Synthesis of ESOP-Based Reversible Circuit | 2014 IEEE 44th International Symposium on Multiple-Valued Logic | DOI | View |
| 22-09-2014 | Mach-Zehnder Interferometer Based All Optical Reversible Carry-Lookahead Adder | 2014 IEEE Computer Society Annual Symposium on VLSI | DOI | View |
| 21-08-2014 | All optical implementation of Mach-Zehnder interferometer based reversible sequential circuit | 18th International Symposium on VLSI Design and Test | DOI | View |
| 30-07-2015 | Diagnosis of SMGF in ESOP Based Reversible Logic Circuit | 2014 Fifth International Symposium on Electronic System Design | DOI | View |
| 05-02-2015 | All Optical Implementation of Mach-Zehnder Interferometer Based Reversible Sequential Counters | 2015 28th International Conference on VLSI Design | DOI | View |
| 17-03-2016 | Improving the Realization of Multiple-Control Toffoli Gates Using the NCVW Quantum Gate Library | 2016 29th International Conference on VLSI Design and 2016 15th International Conference on Embedded Systems (VLSID) | DOI | View |
| 29-03-2018 | All optical implementation of universal shift-register using terahertz optical asymmetric de-multiplexer based Optical Devices | 2018 International Symposium on Devices, Circuits and Systems (ISDCS) | DOI | View |
| 11-12-2024 | Secured Home Automation with Voice Recognition Using ML and IoT Devices | 2024 IEEE International Conference on Computer Vision and Machine Intelligence (CVMI) | DOI | View |
| 21-07-2016 | Nearest-Neighbor and Fault-Tolerant Quantum Circuit Implementation | 2016 IEEE 46th International Symposium on Multiple-Valued Logic (ISMVL) | DOI | View |
| 03-11-2016 | A synthesis approach for ESOP-based reversible circuit | 2016 International Conference on Advances in Computing, Communications and Informatics (ICACCI) | DOI | View |
| 25-12-2014 | Synthesis of ESOP-Based Reversible Logic Using Positive Polarity Reed-Muller Form | IEEE Emerging Trends in Computing and Communication (ETCC)-2014 | DOI | View |
| 12-08-2016 | A Boolean Expression based Template Matching Technique for Optical Circuit Generation | ACM India International Conference on Advances in Information Communication Technology & Computing (AICTC-2016) | DOI | View |
| 05-01-2017 | All optical reversible design of Mach-Zehnder interferometer based Carry-Skip Adder | 2016 IEEE Distributed Computing, VLSI, Electrical Circuits and Robotics (DISCOVER) | DOI | View |
| 09-03-2017 | Online testing of SMGF in ESOP based reversible circuit | 2016 IEEE Students’ Technology Symposium (TechSym) | DOI | View |
| 12-10-2017 | BDD based Synthesis Technique for Design of High-Speed Memristor based Circuits | IEEE 20th International Symposium on VLSI Design and Test-2016 | DOI | View |
| 13-07-2017 | A testing scheme for mixed-control based reversible circuits | IEEE Int’l Symposium on Electronic System Design -2016 | DOI | View |
| 21-12-2017 | Improving the Design of Nearest Neighbor Quantum Circuits in 2D Space | Communications in computer and information science | DOI | View |
| 01-03-2018 | Detection and Localization of Appearance Faults in Reversible Circuits | IEEE Int’l Symposium on Electronic System Design -2018 | DOI | View |
| 01-03-2018 | All optical design of cost efficient multiplier circuit using terahertz optical asymmetric demultiplexer | 2017 7th International Symposium on Embedded Computing and System Design (ISED) | DOI | View |
| 14-06-2018 | All optical design of hybrid adder circuit using terahertz optical asymmetric demultiplexer | 2018 International Symposium on Devices, Circuits and Systems (ISDCS) | DOI | View |
| 09-08-2018 | A Novel Approach for Nearest Neighbor Realization of 2D Quantum Circuits | 2018 IEEE Computer Society Annual Symposium on VLSI (ISVLSI) | DOI | View |
| 18-08-2019 | An Approach for Detection of Node Displacement Fault (NDF) in Reversible Circuit | IEEE 33rd International Conference on VLSI Design-2019 | DOI | View |
| 24-09-2021 | Fault-tolerant Implementation of Quantum-Arithmetic and Logical Unit (Q-ALU) using Clifford+T-group | Springer 1st International Conference on Frontiers in Computing and Systems (COMSYS-2021) | DOI | View |
| 19-05-2020 | Fault-tolerant Quantum Implementation of 1-bit and 4-bit Comparator Circuit using Clifford+T-group | IEEE 9th International Symposium on Embedded computing and system Design (ISED 2019) | DOI | View |
| 07-01-2021 | Efficient Implementation of Nearest Neighbor Quantum Circuits Using Clustering with Genetic Algorithm | IEEE 50th International Symposium on Multiple-Valued Logic-2020, Japan | DOI | View |
| 10-09-2020 | Post Synthesis-Optimization of Reversible Circuit using Template Matching | 2020 24th International Symposium on VLSI Design and Test (VDAT) | DOI | View |
| 16-07-2021 | Combining SWAPs and Remote Toffoli Gates in the Mapping to IBM QX Architectures | 2021 Design, Automation & Test in Europe Conference & Exhibition (DATE) | DOI | View |
| 25-04-2022 | A Survey on Optical Circuit Design | 2022 2nd International Conference on Artificial Intelligence and Signal Processing (AISP) | DOI | View |
| 17-12-2022 | An Online Testing Technique for the Detection of Control Nodes Displacement Faults (CNDF) in Reversible Circuits | International Symposium on VLSI Design and Test | DOI | View |
| 22-11-2023 | Design of Optimum n-bit ALU Using Crossbar Gate | ICDEC 2022 | DOI | View |
| 22-09-2024 | An IoT-Based Smart Tracking Application Integrated with Global Positioning System (GPS) | RAAISA 2023 | DOI | View |
| 22-09-2024 | Design of IoT-Based Smart Energy Meter for E-Billing and Prepaid Electricity | RAAISA 2023 | DOI | View |
| 12-02-2025 | Advancing Lung Cancer Diagnosis and Prognosis Through Machine Learning Algorithm | CICBA 2024 | DOI | View |
| 12-02-2025 | A Real-Time Machine Learning Based Statistical Approach for Power Generation Prediction for Solar PV Plant | CICBA 2024 | DOI | View |
| 01-02-2025 | Plant Disease Detection Using Modern Deep Learning Approach: YOLOv7 | ICMLBDA 2023 | DOI | View |
| 01-02-2025 | The Evolutionary Impact of Pattern Recognition in Research Applications: A Wide Spectrum Survey | ICMLBDA 2023 | DOI | View |
| 27-07-2024 | Automated Reviewer Assignment Process Using Machine Learning Technique | ICMLBDA 2023 | DOI | View |
| 25-04-2025 | Effective Control of Speed and Regenerative Braking in Electric Vehicles Utilizing Fractional Order PI Controller | 2025 IEEE 1st International Conference on Smart and Sustainable Developments in Electrical Engineering (SSDEE) | DOI | View |
| 31-03-2025 | Harvesting the future: smart farming system | International Conference on Innovative Trends in Electrical, Electronics and Bio-Technology Engineering (ICITEEB 2024) | DOI | View |
| 28-08-2025 | Improved Look-ahead Approaches for Nearest Neighbor Synthesis of 1D Quantum Circuits | VLSID 2019 | DOI | View |
| 30-06-2020 | A Survey Report on Recent Progresses in Nearest Neighbor Realization of Quantum Circuits | SoCTA 2019 | DOI | View |
| 30-06-2020 | A Novel Fault-Detection Scheme for Nearest-Neighbor-Based Reversible Circuits | SoCTA 2019 | DOI | View |
| 30-06-2020 | Clifford+T-based Fault-Tolerant Quantum Implementation of Code Converter Circuit | SoCTA 2019 | DOI | View |
| 09-10-2025 | Radio Frequency InductionBased Non-Ferrous Pipeline Water Heating in IoT Paradigm | CIACON 2025 | DOI | View |
| Date | Title | Book Title | Editor | ISBN | DOI | Link |
|---|---|---|---|---|---|---|
| 28-07-2019 | Improving the Designs of ESOP-Based Reversible Circuits | Design and Testing of Reversible Logic | Ashutosh Kumar Singh,Masahiro Fujita,Anand Mohan | 978-981-13-8820-0 | DOI | View |
| 28-07-2019 | Detection and Identification of Gate Faults in Reversible Circuit | Design and Testing of Reversible Logic | Prof. Ashutosh Kumar Singh, Dr. Masahiro Fujita, Prof. Anand Mohan | 978-981-13-8820-0 | DOI | View |
| 28-07-2019 | An Efficient Nearest Neighbor Design for 2D Quantum Circuits | Design and Testing of Reversible Logic | Ashutosh Kumar Singh, Masahiro Fujita, Anand Mohan | 978-981-13-8820-0 | DOI | View |
| 03-03-2025 | On the Maintenance Oversight of the Healthcare Sector Based on Artificial Intelligence | Decision Making Under Uncertainty Via Optimization, Modelling, and Analysis. Studies in Systems, Decision and Control | Sahoo, L., Senapati, T., Pal, M., Yager, R.R. | 978-981-96-0084-7 | DOI | View |
| Start Date | End Date | Title | Organizer |
|---|---|---|---|
| 23-06-2025 | 28-06-2025 | Enhancing Academic Research Excellence: A Comprehensive Approach to Research Methodology and AI Integration | Poornima University |
| SL. No. | Post | Committee | Year |
|---|---|---|---|
| 1 | Exam coordinator | Acted as Exam coordinator in the School of Computer Science (SCOPE) in Vellore Institute of Technology, AP | |
| 2 | “Microsoft Chapter” coordinator | Served as “Microsoft Chapter” coordinator in Vellore Institute of Technology, AP | |
| 3 | co- coordinator for ACM chapter | Acted as co- coordinator for ACM chapter in Vellore Institute of Technology, AP |